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1 The ANTARES experiment 51 52 In May 2008 the ANTARES collaboration completed the deployment of a deep-sea neutrino telescope at a site 53 located 40 km south of Toulon (France), 42°48´ N, 6°10´ E, at a depth of 2475 m [1] . The purpose of the 54 experiment is to explore the universe using high-energy neutrinos as messengers. One of the major objectives is the 55 identification of the accelerators producing high-energy cosmic rays. Neutrinos allow observations at distances and 56 in a range of the energy spectrum inaccessible to photons. The potential sources of cosmic neutrinos are particle 1 accelerators in the universe, both galactic (supernova remnants, binary stars, micro-quasars, etc.) and extragalactic 2 (active galactic nuclei, gamma ray bursters, etc.). The indirect search for dark matter, possibly producing neutrinos 3 by annihilation, is also one of the ANTARES goals. Beyond searches for known sources there is the possibility for 4 completely unexpected discoveries, as has often occurred in the past with new astronomical instruments. 
26
One of the lines is different, since its top storeys are equipped with a prototype system of acoustic detectors [4] 27 instead of optical modules. 
4
The MLCMs are equipped with an Ethernet switch and with electro-optical transceivers which allow them 5 to communicate with the LCMs of their sector in a star-configured network. This architecture allows implementing 6 a high-rate data transfer system with a limited number of optical fibres. In this way, it is possible to transfer to shore 7 essentially all the information collected by the apparatus, with no or minimum offshore filtering.
8
In order to establish a common time reference for the complete apparatus a clock signal is generated onshore, 9 synchronized with a GPS receiver for absolute time reference and delivered to all offshore electronics by means of 10 a dedicated optical fibre network. This network is mainly composed of passive devices for maximum reliability.
12
2 Signals from the optical modules 13 
48
The digitized data of the ARS go to the DAQ board for storage, multiplexing and transmission to shore. 
7
The readout is driven by a local clock of 50 MHz generated on the DAQ board. A lower frequency of 25 8
MHz is sent to the ARS, which uses both the rising and falling edges of the pulses to send back the associated data. 
14

The ARS ASIC
16
The chip is also known in its final version as ARS1 5 and is based on two previous circuits ARS0 and ARS_SPE [6] .
17
It is a 0.8 μm CMOS AMS technology 6 circuit, containing 68,000 transistors. It is fed by a monorail power supply 18 0-5V. It is described in more detail in [7, 8] and a user manual provides the operation instructions [9] . 14 The PMT anode is also connected to a threshold comparator, to a charge integrator and to a pulse shape 15 discriminator (PSD). The PSD contains two additional threshold comparators.
Three modes of operation can be set depending on the allowed data rate and the physics goals:
18
 the ARS chip records only in SPE mode. The transmissible event rate is the highest;
19
 it records only in WF mode. This mode allows full reconstruction of the pulse shape but at a lower event 20 rate;
21
 in the discriminating mode (PSD) the circuit decides which switches between SPE and WF mode 22 depending on the shape of the PMT pulses.
24
SPE is the typical acquisition mode used in ANTARES, while the WF mode is used for calibration 25 purposes. The SPE signal processing minimizes power consumption and the transmitted data volume.
27
Some independent functions were added to the ARS to monitor the experiment:
28
 a pulse train can be sent to an external LED pulser to inject light into the OM for time calibration 
Functional description 33
The ARS is an asynchronous (event-driven) circuit, driven by the pulses coming from a photomultiplier. The circuit 34 contains 24 DACs with inputs from 3 to 8 bits for parameter setting, two 8-bit ADCs, an integrator followed by an 50 7 A part of the parameters control the response of the chip: thresholds, gate durations, sampler gain, internal data writing and resetting durations, ADC gain and offsets. Other parameters enable functions (PSD or SPE-only etc.), define bias currents, frequencies (submultiples of the clock). Some of the parameters add test functionalities for debugging or disabling some of the functions. For example, one may set a bit to trigger all events without waiting for an external signal. Parameters also allow testing the data readout machine, sending out pseudo-events to check the format of the data or programming the configuration of a special pin to spy on various critical internal signals. 8 One threshold defines the minimum amplitude of the template. The other, higher, triggers the recording of the low gain channels: anode/5 and dynode 12. 
4
The pulse charge is integrated by parts. A set of three switched capacitors samples the anode signal in a 5 cycle of a period longer than the rise time of the pulse, typically 8 ns. At any given time one capacitor is integrating 6 the current, another one is storing the charge of the previous period and the last one is being reset. When L0 occurs, 7 the current integration is lengthened in order to encompass all the pulse charge; then the charge of the previous 8 period is added.
9
At the end of the integration/discrimination gate the PSD returns a binary result: whether the pulse is of the 10 SPE or WF type. In both cases this information is stored in the memory pipeline along with the pulse charge and the
TVC and TS values. Cells for this pipeline are thus mixed: analogue (AVC, TVC) and digital (TS, PSD). If the 12
selected mode is SPE mode, the only data that will be transmitted to the ADCs for digitization will be the pulse 
20
The analogue signals are processed by two identical 8-bit ADCs of successive approximation type.
21
Conversion is clocked at a sub-multiple of the readout clock, 12.5 MHz, eight periods being needed to complete a 
26
Each of the two provides a digital parameter value to a 5-bit DAC, defining the current for the LSB and the current 27 for V sat respectively. The ADC response is therefore modified dynamically event by event, the readout sequencer 28 selecting which of the 3 banks to use, depending on the data type to convert. 
34
The typical data acquisition conditions of ANTARES do not require offshore L1 triggers, so that all pulses above 35 the L0 threshold are sent to shore.
36 Table 1 gives the circuit performance, where in particular it can be seen that the power consumption of the 37 circuit is very low. An internal input buffer inserted between the anode input and the analogue memory to suppress 
Token ring communication 6
A token ring protocol is used to chain the two ARS chips serving the same OM, in order to decrease the acquisition 7 dead time. Each ARS includes a register named "token". If the token is set to 1, the ARS owns the token and will 8 treat the incoming events. Otherwise it will ignore them. At any time one and only one ARS should own the token.
9
The token is passed from one ARS to the other with a delay of about 10-20 ns after the end of the integration gate.
10
Each ARS presents three differential input pairs and three differential output pairs which connect the two chained
11
ARSs and pass the token with a protocol depending on the availability of the chips and on their status of event 12 processing.
13
Physics specifications 14
To meet the physics specifications the requirements for the ARS chip are: measurement of the arrival time of the 15 anode signal with a precision better than 1 ns and of its charge to better than 10%.
16
The angular resolution of the reconstructed particle tracks depends on time precision, which is the main 17 constraint placed on electronics. ANTARES is designed to have an angular resolution of less than 0.3° for neutrino water, which is expected to contribute with a similar amount to the time uncertainty 10 . To achieve this specification, all electronics and calibration systems are required to contribute less than 0.5 ns to the overall timing resolution.
23
The front-end electronics precision depends on the TVC measurement precision, on the error on the walk correction 24 (related to the charge measurement precision) and on the L0 threshold.
25
The absolute timing is measured by a GPS receiver interfaced to the Master Clock server at the on-shore 
29
The energy of low energy muons contained in the detector can be measured from their range. For muons 30 above 500 GeV producing large electromagnetic showers, energy can be inferred by the light emitted by the 31 showers with a rough resolution, so the pulse amplitude precision requirement is loose and a dynamic range of 100 32 p.e. is considered sufficient. Nevertheless a tight requirement is needed on pulse amplitude precision due to the 33 walk effect (influence of the pulse amplitude on the threshold crossing time).
34
The photoelectron peak value in the ADC range is chosen as a trade-off between precision on the amplitudes of 
20
The data of the ARS are clocked out at 50 MHz by the DAQ board (section 3) but due to the protocol, 21 using every 2nd bit as a validation bit announcing to the FPGA that a data bit follows, the effective data transfer 22 rate is 25 Mbits/s. The chip behaves like a data generator using the readout signal to directly write into some 
Other applications of the ARS 33
The circuit is an innovative development in microelectronics for physics because of the number of 34 integrated electronic functions. It is actually a full system on chip which takes decisions online about how to 35 process events, reducing the dead time.
36
The development of such a chip has led to several other applications. Two thousand chips of the 37 preliminary version ARS0 equip the four cameras of the H.E.S.S. telescope [13] . A new chip, SAM, standing for 
50
The main selection of the chips was based on the first tests performed during production on batches of 330 51 ARS circuits, using functional and parametric tests, before the selected circuits were integrated on their 52 11 Compensating digitization delays.
motherboards. This selection procedure was quite effective, since a global analysis performed a posteriori on all the 1 measurements performed on the bare chips and of integrated motherboards only led to the rejection of 4 faulty chips 2 out of a total of 1900 integrated on motherboards for data taking. 
Functional tests 12
Functional tests were again sequenced in two steps: 13 
14
 the ability of the chip to respond to slow-control and to deliver data was tested. These tests allowed to 15 remove totally non-functional chips (e.g., due to a short circuit on the power supply). 
34
 Exclude atypical chips. For this purpose, the parameter value had to belong to the Gaussian distribution of 35 the whole set, i.e., to be within ± 3 σ of the mean value of the parameter for the full batch.
37
Data were stored in a database so that they could be used later to better understand the detector 
44
 Charge integration gate. The gate is set typically around 25 ns after threshold crossing plus 8 ns before.
45
With a common setting for all chips the spread is 1.5 ns.
46
 Integrator cycle period (=additional integration gate before threshold crossing).
 WF signal: transfer function of the sampler (gain and offset).
48
 Pipeline writing and resetting duration. It plays a role in the dead time of the SPE processing.
49
 L1 gate and delay.
Results of tests 1
During the functional tests it was found that an incorrect TS value is sometimes recorded when the rate of 2 input signals exceeds 100 kHz. The principle of an asynchronous design is that each signal can change the state of 3 the system inside the chip, but at very short time differences between signals (less than 100 ps), as may happen with 4 high signal rate, some state changes may not be correctly processed. The probability of a TS being affected by these 5 bit-flip problems is between 10 -5 and 10 -3 depending on the input rate, which does not affect the apparatus 6 performance.
7
Concerning the parametric tests shown below they come from analyses performed on a subset of the 3070 8 functional data-taking circuits, including all the circuits mounted on the detector and a part of the spare ones. Table 2 , the offset spread 6 corresponds to 6 mV RMS (7.8 DAC units of 750 µV each), which is compatible with the expected offset spread of 7 an uncompensated CMOS input comparator. 
21
 the ADCs have a satisfactory integral linearity for input levels between 1 and 4.9 V. A differential non-linearity effect will be discussed in section 6.1.1.
23
 there is a very large spread of V sat , attributed to the DAC controlling this voltage. This spread increases 24 with the voltage value. This spread is 400 mV peak to peak for a V sat = 2.2V. This results in a spread of 25 the pedestals and dynamic ranges which can be corrected by tuning the settings.
26
 the spread of the LSB increases with decreasing LSB. It reaches ±10% for small LSB. 28 29 12 The slow control triggers the ARS readout independently of any signal at the input. The HV is not turned off. The probability that an optical background event falls within the integration gate is negligible, most of the time the signal is null. 
12 where x is the charge in ADC units, the first term accounts for the dark current of the PMT and the second one 13 approximates the p.e. distribution. The parameters x th and x pe are respectively the effective threshold and the p.e. 14 peak in ADC units. A primitive of the function above is used to fit the cumulative distributions.
15
Figure13. Example of the observed cross talk effect affecting the charge measurement. 
21
Thresholds are found to be stable in time in absolute value (mV), but they have to be adjusted occasionally 
31
Threshold differences within the pair of chips of the same OM are computed using the two distributions of 32 the ordered differences between consecutive hits, t(ARS 1 )-t(ARS 2 ) and t(ARS 2 )-t(ARS 1 ). As expected from
33
Poisson statistics, these two time difference distributions are exponential, each with an exponent directly linked to 34 the effective rate of the single ARS.
35 13 The AVC value, integrated pulse, is approximately proportional to the amplitude maximum. 0  11  22  33  44  55  66  77  88  99  110  121  132  143  154  165  176  187  198  209  220  231  242 
3
The raw TVC data show the typical differential non-linearity due to the ADC as is shown in Figure 16 . As 4 a consequence, the ADC is a 6 effective bits instead of the designed 8 bits but the error remains below 0.5 ns. 
Dead time 1
The ARS anode input bandwidth in sampling (WF) mode is 85 MHz, so consecutive pulses can be separated down 2 to 5-10 ns. The maximum frequency of L0 trigger pulses that can be counted by the FPGA on the DAQ card is 9 
20
The dead time of the electronics does not introduce any significant inefficiency in track reconstruction: 21  In the case of two consecutive photons close in time: the main effect of the 25 ns integration gate occurs 22 when a signal photon falls within the gate opened by another photon. If the first photon is from the track 23 the two hits are merged in the reconstruction; if it is from background the timing of the signal photon will 24 be wrong, so it will be lost or will enter in the fit with a wrong timing. When a signal photon falls within 25 the 13 ns needed for the token ring transmission it is lost. The probability of a random hit coinciding with a 26 signal hit within t= 25+13= 38 ns ranges from 2.3 × 10 -3 at 60 kHz background to 1.6 ×10 -3 at the highest 27 acceptable background, 400 kHz.
28
 The probability of hit loss in the case of three consecutive photons, with both ARSs busy processing, is 29 lower.
1
In both cases the weak proportion of missing or wrong hits does not affect the fit results. At high rates the 2 track reconstruction algorithms limit the performance rather than the front end. 
